Regviz

Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B420F2048GL112 /USB /HC0_SPLT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HC0_SPLT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG11B/EFM32GG11B420F2048GL112/USB/HC0_SPLT#0x0

31282724232019161512118743000000000000000000000000000000000000000000PRTADDR0HUBADDR0XACTPOS0 (COMPSPLT)COMPSPLT0 (SPLTENA)SPLTENA

Description

Host Channel x Split Control Register

Fields

PRTADDR

Port Address
HUBADDR

Hub Address
XACTPOS

Transaction Position
COMPSPLT

Do Complete Split
SPLTENA

Split Enable

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data